Computer Systems
Design and Architecture

Vincent P. Heuring
and
Harry F. Jordan

Department of Electrical and Computer Engineering
University of Colorado - Boulder
Course Goals: Understanding Structure and Function of Digital Computer at 3 Levels

- Multiple levels of computer operation
  - Application level
  - High Level Language(s), HLL, level(s)
  - Assembly/machine language level: instruction set
  - System architecture level: subsystems & connections
  - Digital logic level: gates, memory elements, buses
  - Electronic design level
  - Semiconductor physics level

- Interactions and relations between levels
  - View of machine at each level
  - Tasks and tools at each level

- Historical perspective

- Trends and research activities
Real Course Goal: No Mysteries

The goal of CSDA is to treat the design and architecture of computer systems at a level of detail that leaves “no mysteries” in computer systems design.

This “no mysteries” approach is followed throughout the text, from instruction set design to the logic-gate-design of the CPU data path and control unit out to the memory, disk, and network.
Prerequisites

- Experience with a high level language
  - Pascal
  - C, etc.
- Assembly language programming
- Digital logic circuits
  - Appendix A summarizes logic design in sufficient detail so the text can be used in courses without digital logic circuits as a prerequisite.
Text Overview

- 1: The General Purpose Machine
- 2: Machines, Machine Languages, and Digital Logic
- 3: Some Real Machines
- 4: Processor Design at the Gate Level
- 5: Processor Design - Advanced Topics
- 6: Computer Arithmetic and the Arithmetic Unit
- 7: Memory System Design
- 8: Input and Output
- 9: Peripheral Devices
- 10: Communications, Networking and the Internet
Chapter 1 Summary

Views: Views of the General Purpose Machine:

1.2 The User’s View

1.3 The Assembly/Machine Language Programmer’s View
   - Instruction set architecture - ISA
   - Registers, memory, and instructions
   - The stored program
   - The fetch execute cycle

1.4 The Computer Architect’s View
   - System design & balance

1.5 The Digital Logic Designer’s View
   - Realization of specified function—from concept to logic hardware

- Also discussed: Historical Perspective, Trends and Research, Approach of the Text
Looking Ahead - Chapter 2

Explores the nature of machines and machine languages

- Relationship of machines and languages
- Generic 32 bit Simple RISC Computer - SRC
- Register transfer notation - RTN
  - The main function of the CPU is the Register Transfer
  - RTN provides a formal specification of machine structure and function
  - Maps directly to hardware
- RTN and SRC will be used for examples in subsequent chapters
- Provides a general discussion of addressing modes
- Covers quantitative estimates of system performance
- For students without digital logic design background Appendix A should be covered at this point.
- Presents a view of logic design aimed at implementing registers and register transfers, including timing considerations.
Looking Ahead - Chapter 3

- Treats two real machines of different types - CISC and RISC - in some depth
  - Discusses general machine characteristics and performance
  - Differences in design philosophies of
    - CISC (Complex instruction Set Computer) and
    - RISC (Reduced Instruction Set Computer) architectures
  - CISC machine - Motorola MC68000
    - Applies RTN to the description of real machines
  - RISC machine - SPARC
- Introduces quantitative performance estimation
- Java-based simulators are available for subsets of both machines, MC68000 and SPARC subset, ARC.
  - Run on PC, Mac OS X, Linux, and Unix
Looking Ahead - Chapter 4

This *keystone chapter* describes processor design at the logic gate level

- Describes the connection between the instruction set and the hardware
- Develops alternative 1-2- and 3-bus designs of SRC at the gate level
- RTN provides description of structure and function at low and high levels
- Shows how to design the control unit that makes it all run
- Describes two additional machine features:
  - implementation of exceptions (interrupts)
  - machine reset capability
Looking Ahead - Chapter 5
Important advanced topics in CPU design

- General discussion of pipelining—having more than one instruction executing simultaneously
  - requirements on the instruction set
  - how instruction classes influence design
  - pipeline hazards: detection & management
- Design of a pipelined version of SRC
- Instruction-level parallelism—issuing more than one instruction simultaneously
  - Superscalar and VLIW designs
- Design a VLIW version of SRC
- Microcoding as a way to implement control
Looking Ahead - Chapter 6
The arithmetic and logic unit: ALU

- Impact of the ALU on system performance
- Digital number systems and arithmetic in an arbitrary radix
  - number systems and radix conversion
  - integer add, subtract, multiply, and divide
- Time/space trade-offs: fast parallel arithmetic
- Floating point representations and operations
- Branching and the ALU
- Logic operations
- ALU hardware design
Looking Ahead - Chapter 7
The memory subsystem of the computer

- Structure of 1-bit RAM and ROM cells
- RAM chips, boards, and modules
- SDRAM and DDR RAM
- Concept of a memory hierarchy
  - The nature and functioning of different levels
  - The interaction of adjacent levels
- Virtual memory
  - Temporal and spatial locality are what makes it work
- Cache design: matching cache & main memory
- Memory as a complete system
Looking Ahead - Chapter 8
Computer input and output: I/O

- Kinds of system buses, signals and timing
- Serial and parallel interfaces
- Interrupts and the I/O system
- Direct memory access - DMA
- DMA, interrupts, and the I/O system
- The hardware/software interface: device drivers
- Encoding signals with error detection and correction capabilities
Looking Ahead - Chapter 9
Structure, function and performance of peripheral devices

- Disk drives
  - Organization
  - Static and dynamic properties
  - Disk system reliability—SMART disk systems
  - RAID disk arrays
- Video display terminals
- Memory mapped video
- Printers
- Mouse and keyboard
- Interfacing to the analog world
Looking Ahead - Chapter 10
Computer communications, networking, and the Internet

- Communications protocols; layered networks
- The OSI layer model
- Point to point communication: RS-232 & ASCII
- Local area networks - LANs
  - Example: Ethernet, including Gigabit Ethernet
- Modern serial buses: USB and FireWire
- Internetworking and the Internet
  - TCP/IP protocol stack
  - Packet routing and routers
  - IP addresses: assignment and use
  - Nets and subnets: subnet masks
  - Reducing wasted IP address space: CIDR, NAT, and DHCP
- Internet applications and futures
Appendices

- Appendix A: Digital logic circuits
- Appendix B: Complete SRC documentation
- Appendix C: Assembly and assemblers
- Appendix D: Selected problems and solutions
Problem Solving

There are four steps to problem solving:

1. UNDERSTAND THE PROBLEM!
2. Have an idea about how to go about solving it (pondering)
3. Show that your idea works
4. Then and only then work on the solution
Chapter 1 - A Perspective

- Alan Turing showed that an abstract computer, a Turing machine, can compute any function that is computable by any means.
- A general purpose computer with enough memory is equivalent to a Turing machine.
- Over 50 years, computers have evolved:
  - from memory size of 1 kiloword (1024 words) and clock periods of 1 millisecond (0.001 s.)
  - to memory size of a terabyte ($2^{40}$ bytes) and clock periods of 100 ps. ($10^{-12}$ s.) and shorter.
- More speed and capacity is needed for many applications, such as real-time 3D animation, various simulations.
## Scales, Units, and Conventions

<table>
<thead>
<tr>
<th>Term</th>
<th>Normal Usage</th>
<th>As a power of 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>K (kilo-)</td>
<td>$10^3$</td>
<td>$2^{10} = 1024$</td>
</tr>
<tr>
<td>M (mega-)</td>
<td>$10^6$</td>
<td>$2^{20} = 1,048,576$</td>
</tr>
<tr>
<td>G (giga-)</td>
<td>$10^9$</td>
<td>$2^{30} = 1,073,741,824$</td>
</tr>
<tr>
<td>T (tera-)</td>
<td>$10^{12}$</td>
<td>$2^{40} = 1,099,511,627,776$</td>
</tr>
</tbody>
</table>

Note the differences between usages. You should commit the powers of 2 and 10 to memory.

<table>
<thead>
<tr>
<th>Term</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>m (milli-)</td>
<td>$10^{-3}$</td>
</tr>
<tr>
<td>µ (micro-)</td>
<td>$10^{-6}$</td>
</tr>
<tr>
<td>n (nano-)</td>
<td>$10^{-9}$</td>
</tr>
<tr>
<td>p (pico-)</td>
<td>$10^{-12}$</td>
</tr>
</tbody>
</table>

Powers of 2 are used to describe memory sizes.

Units: Bit (b), Byte (B), Nibble, Word (w), Double Word, Long Word, Second (s), Hertz (Hz)
The user sees software, speed, storage capacity, and peripheral device functionality.
Machine/assembly Language Programmer’s View

- Machine language:
  - Set of fundamental instructions the machine can execute
  - Expressed as a pattern of 1’s and 0’s
- Assembly language:
  - Alphanumeric equivalent of machine language
  - Mnemonics more human oriented than 1’s and 0’s
- Assembler:
  - Computer program that transliterates (one-to-one mapping) assembly to machine language
  - Computer’s native language is assembly/machine language
  - “Programmer”, as used in this course, means assembly/machine language programmer
The assembler converts assembly language to machine language. You must also know how to do this.

Table 1.2 Two Motorola MC68000 instructions

<table>
<thead>
<tr>
<th>MC68000 Assembly Language</th>
<th>Machine Language</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVE.W D4, D5</td>
<td>0011 101 000 000 100</td>
</tr>
<tr>
<td>ADDI.W #9, D2</td>
<td>000000001 10 111 100 0000 0000 1001</td>
</tr>
</tbody>
</table>
The stored program concept says that the program is stored with data in the computer’s memory. The computer is able to manipulate it as data—for example, to load it from disk, move it in memory, and store it back on disk.

- It is the basic operating principle for every computer.
- It is so common that it is taken for granted.
- Without it, every instruction would have to be initiated manually.
Fig 1.2  The Fetch-Execute Cycle

[Diagram showing the Fetch-Execute Cycle with a MC68000 CPU, main memory, control unit, and various CPU registers.]
Programmer’s Model: Instruction Set Architecture (ISA)

- Instruction set: the collection of all machine operations.
- Programmer sees set of instructions, along with the machine resources manipulated by them.
- ISA includes
  - instruction set,
  - memory, and
  - programmer accessible registers of the system.
- There may be temporary or scratch-pad memory used to implement some function is not part of ISA.
  - “Non Programmer Accessible.”
Fig 1.3 Programmer’s Models of 4 commercial machines

Copyright © 2004 Pearson Prentice Hall, Inc.
Machine, Processor, and Memory State

- The Machine State: contents of all registers in system, accessible to programmer or not
- The Processor State: registers internal to the CPU
- The Memory State: contents of registers in the memory system
- “State” is used in the formal finite state machine sense
- Maintaining or restoring the machine and processor state is important to many operations, especially procedure calls and interrupts
Data Type: HLL Versus Machine Language

- HLL’s provide type checking
  - Verifies proper use of variables at compile time
  - Allows compiler to determine memory requirements
  - Helps detect bad programming practices

- Most machines have no type checking
  - The machine sees only strings of bits
  - Instructions interpret the strings as a type: usually limited to signed or unsigned integers and FP #s
  - A given 32 bit word might be an instruction, an integer, a FP #, or four ASCII characters
## Tbl 1.3 Examples of HLL to Assembly Language Mapping

<table>
<thead>
<tr>
<th>Instruction Class</th>
<th>C</th>
<th>VAX Assembly Language</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Movement</td>
<td><code>a = b</code></td>
<td>MOV b, a</td>
</tr>
<tr>
<td>Arithmetic/logic</td>
<td><code>b = c + d*e</code></td>
<td>MPY d, e, b</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ADD c, b, b</td>
</tr>
<tr>
<td>Control flow</td>
<td><code>goto LBL</code></td>
<td>BR LBL</td>
</tr>
</tbody>
</table>

- This compiler:
  - Maps C integers to 32 bit VAX integers
  - Maps C assign, *, and + to VAX MOV, MPY, and ADD
  - Maps C goto to VAX BR instruction
- The compiler writer must develop this mapping for each language-machine pair
Tools of the Assembly Language Programmer’s Trade

- The assembler
- The linker
- The debugger or monitor
- The development system
Who Uses Assembly Language

- The machine designer
  - must implement and trade-off instruction functionality
- The compiler writer
  - must generate machine language from a HLL
- The writer of time or space critical code
  - Performance goals may force program specific optimizations of the assembly language
- Special purpose or imbedded processor programmers
  - Special functions and heavy dependence on unique I/O devices can make HLL’s useless
The Computer Architect’s View

- Architect is concerned with design & performance
- Designs the ISA for optimum programming utility and optimum performance of implementation
- Designs the hardware for best implementation of the instructions
- Uses performance measurement tools, such as benchmark programs, to see that goals are met
- Balances performance of building blocks such as CPU, memory, I/O devices, and interconnections
- Meets performance goals at lowest cost
Buses as Multiplexers

- Interconnections are very important to computer
- Most connections are shared
- A bus is a time-shared connection or multiplexer
- A bus provides a data path and control
- Buses may be serial, parallel, or a combination
  - Serial buses transmit one bit at a time
  - Parallel buses transmit many bits simultaneously on many wires
Fig 1.4  One and Two Bus Architecture Examples

(a) One bus

(b) Two buses

Copyright © 2004 Pearson Prentice Hall, Inc.
Fig 1.5 Getting Specific: The Apple PowerMac G4 Bus (simplified)

- USB serial interface: Universal serial bus (Printers, keyboard, mouse, slower speed devices)
- Firewire serial interface: Firewire bus (Disk drives, video input, higher speed devices)
- AGP graphics serial interface: Video (High-speed video output)
- PCI parallel interface: PCI bus (Video and special purpose cards)
- Ethernet serial interface: Ethernet (Other computers)
- Memory

System bus

CPU

Copyright © 2004 Pearson Prentice Hall, Inc.
Modern computers have a hierarchy of memories
- Allows tradeoffs of speed/cost/volatility/size, etc.
- CPU sees common view of levels of the hierarchy.

Fig 1.6 The Memory Hierarchy
Tools of the Architect’s Trade

- Software models, simulators and emulators
- Performance benchmark programs
- Specialized measurement programs
- Data flow and bottleneck analysis
- Subsystem balance analysis
- Parts, manufacturing, and testing cost analysis
Logic Designer’s View

- Designs the machine at the logic gate level
- The design determines whether the architect meets cost and performance goals
- Architect and logic designer may be a single person or team
Implementation Domains

An implementation domain is the collection of devices, logic levels, etc. which the designer uses.

Possible implementation domains:

- VLSI on silicon
- TTL or ECL chips
- Gallium Arsenide chips
- PLA’s or sea-of-gates arrays
- Fluidic logic or optical switches
2 to 1 multiplexer in three different implementation domains

- generic logic gates (abstract domain)
- National Semiconductor FAST Advanced Schottky TTL (VLSI on Si)
- Fiber optic directional coupler switch (optical signals in LiNbO₃)
The Distinction between Classical Logic Design and Computer Logic Design

- The entire computer is too complex for traditional FSM design techniques
  - FSM techniques can be used “in the small”
- There is a natural separation between data and control
  - Data path: storage cells, arithmetic, and their connections
  - Control path: logic that manages data path information flow
- Well defined logic blocks are used repeatedly
  - Multiplexers, decoders, adders, etc.
Two Views of the CPU PC Register

Programmer:

Logic Designer (Fig 1.8):

B Bus $\rightarrow$ D $\rightarrow$ Q $\rightarrow$ A Bus

$\rightarrow$ PC

$\rightarrow$ PC$_{out}$
Tools of the Logic Designer’s Trade

- Computer aided design tools
  - Logic design and simulation packages
  - Printed circuit layout tools
  - IC (integrated circuit) design and layout tools
- Logic analyzers and oscilloscopes
- Hardware development system
Historical Generations

- 1st Generation: 1946-59 vacuum tubes, relays, mercury delay lines
- 2nd generation: 1959-64 discrete transistors and magnetic cores
- 3rd generation: 1964-75 small and medium scale integrated circuits
- 4th generation: 1975-present, single chip microcomputer
- Integration scale: components per chip
  - Small: 10-100
  - Medium: 100-1,000
  - Large: 1000-10,000
  - Very large: greater than 10,000
Summary

- Three different views of machine structure and function
  - Machine/assembly language view: registers, memory cells, instructions.
    - PC, IR,
    - Fetch-execute cycle
    - Programs can be manipulated as data
    - No, or almost no data typing at machine level
  - Architect views the entire system
    - Concerned with price/performance, system balance
  - Logic designer sees system as collection of functional logic blocks.
    - Must consider implementation domain
    - Tradeoffs: speed, power, gate fanin, fanout